420
reputation
5
13
Tim
Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.
Other hobbies include:
- Computer Graphics
- Android Programming
- C++ Programming
Personal released projects:
-----------
1
answer
3
questions
~30k
people reached
-
San Jose, CA
-
Member for 6 years, 9 months
-
13 profile views
-
Last seen Oct 16 '17 at 23:15
