580
reputation
5
13
Tim
Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.
Other hobbies include:
- Computer Graphics
- Android Programming
- C++ Programming
Personal released projects:
-----------
1
answer
3
questions
~32k
people reached
-
San Jose, CA
-
Member for 8 years, 2 months
-
14 profile views
-
Last seen Mar 1 '20 at 13:45
Communities (12)
Top network posts
Badges (18)
Gold
—
Silver
5
Rarest
Bronze
13
Rarest
-
Jan 5 '13
-
Feb 23 '13
