Tim
  • Member for 9 years, 2 months
  • Last seen more than 1 year ago
Stats
580
reputation
33k
reached
1
answer
3
questions
Loading…
About

Professional ASIC engineer with experience in RTL design, Verilog, synthesis, power, and timing issues on billion+ gate ICs.

Other hobbies include:

  • Computer Graphics
  • Android Programming
  • C++ Programming

Personal released projects:

Portfolio Map-----------Electron Flux

This user doesn’t have any gold badges yet.
5
silver badges
13
bronze badges
Top tags
14
Score
2
Posts
50
Posts %
0
Score
1
Posts
25
Posts %
0
Score
1
Posts
25
Posts %